GitHub

High-Performance-8-Bit-Comparator-Using-Pipeline-And-Clock-Gating-Technique.

This project presents a High-Speed Pipelined 8-bit Comparator implemented using 90nm CMOS technology. The design achieves optimized timing, low power, and clean DRC/Connectivity verification results.